

Thumb® Instruction Set

Quick Reference Card

All Thumb registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

Operation		§	Assembler	Updates	Action	Notes
Move	Immediate		MOV Rd, #<immed_8>	N Z	Rd := immed_8	8-bit immediate value.
	Lo to Lo		MOV Rd, Rm	N Z * *	Rd := Rm	* Clears C and V flags.
	Hi to Lo, Lo to Hi, Hi to Hi		MOV Rd, Rm		Rd := Rm	Not Lo to Lo. Flags not affected.
Arithmetic	Add		ADD Rd, Rn, #<immed_3>	N Z C V	Rd := Rn + immed_3	3-bit immediate value.
	Lo and Lo		ADD Rd, Rn, Rm	N Z C V	Rd := Rn + Rm	
	Hi to Lo, Lo to Hi, Hi to Hi		ADD Rd, Rm		Rd := Rd + Rm	Not Lo to Lo. Flags not affected.
	immediate		ADD Rd, #<immed_8>	N Z C V	Rd := Rd + immed_8	8-bit immediate value.
	with carry		ADC Rd, Rm	N Z C V	Rd := Rd + Rm + C-bit	
	value to SP		ADD SP, #<immed_7*4>		R13 := R13 + immed_7 * 4	9-bit immediate value (word-aligned). Flags not affected.
	form address from SP		ADD Rd, SP, #<immed_8*4>		Rd := R13 + immed_8 * 4	10-bit immediate value (word-aligned). Flags not affected.
	form address from PC		ADD Rd, PC, #<immed_8*4>		Rd := (R15 AND 0xFFFFF) + immed_8 * 4	10-bit immediate value (word-aligned). Flags not affected.
	Subtract		SUB Rd, Rn, Rm	N Z C V	Rd := Rn - Rm	
	immediate 3		SUB Rd, Rn, #<immed_3>	N Z C V	Rd := Rn - immed_3	3-bit immediate value.
	immediate 8		SUB Rd, #<immed_8>	N Z C V	Rd := Rd - immed_8	8-bit immediate value.
	with carry		SBC Rd, Rm	N Z C V	Rd := Rd - Rm - NOT C-bit	
	value from SP		SUB SP, #<immed_7*4>		R13 := R13 - immed_7 * 4	9-bit immediate value (word-aligned). Flags not affected.
	Negate		NEG Rd, Rm	N Z C V	Rd := - Rm	
	Multiply		MUL Rd, Rm	N Z * *	Rd := Rm * Rd	* C and V flags unpredictable in §4T, unchanged in §5T.
Compare		CMP Rn, Rm	N Z C V	update CPSR flags on Rn - Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.	
negative		CMN Rn, Rm	N Z C V	update CPSR flags on Rn + Rm		
immediate		CMP Rn, #<immed_8>	N Z C V	update CPSR flags on Rn - immed_8	8-bit immediate value.	
No operation		NOP		R8 := R8	Flags not affected.	
Logical	AND		AND Rd, Rm	N Z	Rd := Rd AND Rm	
	Exclusive OR		EOR Rd, Rm	N Z	Rd := Rd EOR Rm	
	OR		ORR Rd, Rm	N Z	Rd := Rd OR Rm	
	Bit clear		BIC Rd, Rm	N Z	Rd := Rd AND NOT Rm	
	Move NOT		MVN Rd, Rm	N Z	Rd := NOT Rm	
	Test bits		TST Rn, Rm	N Z	update CPSR flags on Rn AND Rm	
Shift/rotate	Logical shift left		LSL Rd, Rm, #<immed_5>	N Z C*	Rd := Rm << immed_5	Allowed shifts 0-31. * C flag unaffected if shift is 0.
			LSL Rd, Rs	N Z C*	Rd := Rd << Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Logical shift right		LSR Rd, Rm, #<immed_5>	N Z C	Rd := Rm >> immed_5	Allowed shifts 1-32.
			LSR Rd, Rs	N Z C	Rd := Rd >> Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Arithmetic shift right		ASR Rd, Rm, #<immed_5>	N Z C	Rd := Rm ASR immed_5	Allowed shifts 1-32.
			ASR Rd, Rs	N Z C*	Rd := Rd ASR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
Rotate right		ROR Rd, Rs	N Z C*	Rd := Rd ROR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.	
Branch	Conditional branch		B{cond} label		R15 := label	label must be within - 252 to + 258 bytes of current instruction. See Table Condition Field (ARM side). AL not allowed.
	Unconditional branch		B label		R15 := label	label must be within ±2Kb of current instruction.
	Long branch with link		BL label		R14 := R15 - 2, R15 := label	Encoded as two Thumb instructions. label must be within ±4Mb of current instruction.
	Branch and exchange		BX Rm		R15 := Rm AND 0xFFFFF	Change to ARM state if Rm[0] = 0.
	Branch with link and exchange	5T	BLX label		R14 := R15 - 2, R15 := label Change to ARM	Encoded as two Thumb instructions. label must be within ±4Mb of current instruction.
Branch with link and exchange	5T	BLX Rm		R14 := R15 - 2, R15 := Rm AND 0xFFFFF Change to ARM if Rm[0] = 0		
Software Interrupt			SWI <immed_8>		Software interrupt processor exception	8-bit immediate value encoded in instruction.
Breakpoint		5T	BKPT <immed_8>		Prefetch abort <i>or</i> enter debug state	

Thumb Instruction Set Quick Reference Card

Operation	§	Assembler	Action	Notes
Load with immediate offset, word halfword byte with register offset, word halfword signed halfword byte signed byte PC-relative SP-relative Multiple		LDR Rd, [Rn, #<immed_5*4> LDRH Rd, [Rn, #<immed_5*2> LDRB Rd, [Rn, #<immed_5> LDR Rd, [Rn, Rm] LDRH Rd, [Rn, Rm] LDRSH Rd, [Rn, Rm] LDRB Rd, [Rn, Rm] LDRSB Rd, [Rn, Rm] LDR Rd, [PC, #<immed_8*4> LDR Rd, [SP, #<immed_8*4> LDMIA Rn!, <reglist>	Rd := [Rn + immed_5 * 4] Rd := ZeroExtend([Rn + immed_5 * 2][15:0]) Rd := ZeroExtend([Rn + immed_5][7:0]) Rd := [Rn + Rm] Rd := ZeroExtend([Rn + Rm][15:0]) Rd := SignExtend([Rn + Rm][15:0]) Rd := ZeroExtend([Rn + Rm][7:0]) Rd := SignExtend([Rn + Rm][7:0]) Rd := [(R15 AND 0xFFFFF0) + immed_8 * 4] Rd := [R13 + immed_8 * 4] Loads list of registers	Clears bits 31:16 Clears bits 31:8 Clears bits 31:16 Sets bits 31:16 to bit 15 Clears bits 31:8 Sets bits 31:8 to bit 7 Always updates base register.
Store with immediate offset, word halfword byte with register offset, word halfword byte SP-relative, word Multiple		STR Rd, [Rn, #<immed_5*4> STRH Rd, [Rn, #<immed_5*2> STRB Rd, [Rn, #<immed_5> STR Rd, [Rn, Rm] STRH Rd, [Rn, Rm] STRB Rd, [Rn, Rm] STR Rd, [SP, #<immed_8*4> STMIA Rn!, <reglist>	[Rn + immed_5 * 4] := Rd [Rn + immed_5 * 2][15:0] := Rd[15:0] [Rn + immed_5][7:0] := Rd[7:0] [Rn + Rm] := Rd [Rn + Rm][15:0] := Rd[15:0] [Rn + Rm][7:0] := Rd[7:0] [R13 + immed_8 * 4] := Rd Stores list of registers	Ignores Rd[31:16] Ignores Rd[31:8] Ignores Rd[31:16] Ignores Rd[31:8] Always updates base register.
Push/ Pop Push Push with link Pop Pop and return Pop and return with exchange	5T	PUSH <reglist> PUSH <reglist, LR> POP <reglist> POP <reglist, PC> POP <reglist, PC>	Push registers onto stack Push LR and registers onto stack Pop registers from stack Pop registers, branch to address loaded to PC Pop, branch, and change to ARM state if address[0] = 0	Full descending stack.

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001E

Change Log

Issue	Date	By	Change
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release
C	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release
E	Oct 2000	CKS	Fifth Release