Vector Floating Point Instruction Set Quick Reference Card

Key to Tables	
{cond}	See Table Condition Field (on ARM side).
<s d=""></s>	S (single precision) or D (double precision).
<s d="" x=""></s>	As above, or X (unspecified precision).
Fd, Fn, Fm	Sd, Sn, Sm (single precision), or Dd, Dn, Dm (double precision).

{E}	E: raise exception on any NaN. Without E: raise exception only on signaling NaNs.
{ z }	Round towards zero. Overrides FPSCR rounding mode.
<vfpregs></vfpregs>	A comma separated list of <i>consecutive</i> VFP registers, enclosed in braces ({ and }).
<vfpsysreg></vfpsysreg>	FPSCR, or FPSID.

Operation		Assembler	Exceptions	Action	Notes
Vector arithmetic	Multiply	FMUL <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := Fn * Fm	
	and negate	FNMUL <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := -(Fn * Fm)	
	and accumulate	FMAC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := Fd + (Fn * Fm)	
	negate and accumulate	FNMAC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := Fd - (Fn * Fm)	Exceptions
	and subtract	FMSC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := -Fd + (Fn * Fm)	IO Invalid operation
	negate and subtract	FNMSC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := -Fd - (Fn * Fm)	OF Overflow
	Add	FADD <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, IX	Fd := Fn + Fm	UF Underflow
	Subtract	FSUB <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, IX	Fd := Fn - Fm	IX Inexact result
	Divide	FDIV <s d="">{cond} Fd, Fn, Fm</s>	IO, DZ, OF, UF, IX	Fd := Fn / Fm	DZ Division by zero
	Сору	FCPY <s d="">{cond} Fd, Fm</s>		Fd := Fm	
	Absolute	FABS <s d="">{cond} Fd, Fm</s>		Fd := abs(Fm)	
	Negative	FNEG <s d="">{cond} Fd, Fm</s>		Fd := -Fm	
	Square root	FSQRT <s d="">{cond} Fd, Fm</s>	IO, IX	Fd := sqrt(Fm)	
Scalar compare		FCMP{E} <s d="">{cond} Fd, Fm</s>	IO		Use FMSTAT to transfer flags.
	Compare with zero	FCMP{E}Z <s d="">{cond} Fd</s>	IO		Use FMSTAT to transfer flags.
Scalar convert	Single to double	FCVTDS{cond} Dd, Sm	IO	Dd := convertStoD(Sm)	
	Double to single	FCVTSD{cond} Sd, Dm	IO, OF, UF, IX	Sd := convertDtoS(Dm)	
	Unsigned integer to float	FUITO <s d="">{cond} Fd, Sm</s>	IX	Fd := convertUItoF(Sm)	
	Signed integer to float	FSITO <s d="">{cond} Fd, Sm</s>	IX	Fd := convertSItoF(Sm)	
	Float to unsigned integer	FTOUI{Z} <s d="">{cond} Sd, Fm</s>	IO, IX	Sd := convertFtoUI(Fm)	
	Float to signed integer	FTOSI{Z} <s d="">{cond} Sd, Fm</s>	IO, IX	Sd := convertFtoSI(Fm)	
Save VFP registers		FST <s d="">{cond} Fd, [Rn{, #<immed_8*4>}]</immed_8*4></s>		[address] := Fd	
	Multiple, unindexed	FSTMIA <s d="" x="">{cond} Rn, <vfpregs></vfpregs></s>		Saves list of VFP registers, st	
	increment after	FSTMIA <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FSTMEA (emp	
	decrement before	FSTMDB <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FSTMFD (full	descending)
Load VFP registers		FLD <s d="">{cond} Fd, [Rn{, #<immed_8*4>}]</immed_8*4></s>		Fd := [address]	
	Multiple, unindexed	FLDMIA <s d="" x="">{cond} Rn, <vfpregs></vfpregs></s>		Loads list of VFP registers, st	
	increment after	FLDMIA <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FLDMFD (full	٥,
	decrement before	FLDMDB <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FLDMEA (em	pty ascending)
Transfer registers	ARM to single	FMSR{cond} Sn, Rd		Sn := Rd	
	Single to ARM	FMRS{cond} Rd, Sn		Rd := Sn	
	ARM to lower half of double	FMDLR{cond} Dn, Rd		Dn[31:0] := Rd	Use with FMDHR.
	Lower half of double to ARM	FMRDL{cond} Rd, Dn		Rd := Dn[31:0]	Use with FMRDH.
	ARM to upper half of double	FMDHR{cond} Dn, Rd		Dn[63:32] := Rd	Use with FMDLR.
	Upper half of double to ARM	FMRDH{cond} Rd, Dn		Rd := Dn[63:32]	Use with FMRDL.
	ARM to VFP system register	FMXR{cond} <vfpsysreg>, Rd</vfpsysreg>		VFPsysreg := Rd	Stalls ARM until all VFP ops complete.
	VFP system register to ARM	FMRX{cond} Rd, <vfpsysreg></vfpsysreg>		Rd := VFPsysreg	Stalls ARM until all VFP ops complete.
	FPSCR flags to CPSR	FMSTAT{cond}		CPSR flags := FPSCR flags	Equivalent to FMRX R15, FPSCR

FP	FPSCR format					Rounding		(Stride – 1)*3			Vector length - 1					Exception trap enable bits						(Cumulative exception bits			S				
3	31	30	29	28				24	23	22	21	20		18	17	16			12	11	10	9	8			4	3	2	1	0
]	N	Z	C	V				FZ	RM	ODE	STRIDE LEN					IXE	UFE	OFE	DZE	IOE			IXC	UFC	OFC	DZC	IOC			
F	FZ: $1 = \text{flush to zero mode.}$ Rounding: $0 = \text{round to nearest}$, $1 = \text{towards} + \infty$, $2 = \text{towards} - \infty$, $3 = \text{towards zero.}$											(V	ector le	ngth * S	tride) m	ust n	ot exc	eed 4 for	double 1	precision	operan	ds.								

If Fd is S0-S7 or D0-D3, operation is Scalar (regardless of vector length).	If Fd is S8-S31 or D4-D15, and Fm is S0-S7 or D0-D3, operation is Mixed (Fm scalar, others vector).
If Fd is S8-S31 or D4-D15, and Fm is S8-S31 or D4-D15, operation is Vector.	S0-S7 (or D0-D3), S8-S15 (D4-D7), S16-S23 (D8-D11), S24-S31 (D12-D15) each form a circulating bank of registers.

Thumb[®] Instruction Set Quick Reference Card

All Thumb registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

peration		§	Assembler	Upo	dates	Action	Notes
Move	Immediate		MOV Rd, # <immed_8></immed_8>	N Z		Rd := immed_8	8-bit immediate value.
	Lo to Lo		MOV Rd, Rm	N Z	* *	Rd := Rm	* Clears C and V flags.
	Hi to Lo, Lo to Hi, Hi to Hi		MOV Rd, Rm			Rd := Rm	Not Lo to Lo. Flags not affected.
Arithmetic	Add		ADD Rd, Rn, # <immed_3></immed_3>	N Z	CV	$Rd := Rn + immed_3$	3-bit immediate value.
	Lo and Lo		ADD Rd, Rn, Rm	N Z	CV	Rd := Rn + Rm	
	Hi to Lo, Lo to Hi, Hi to Hi		ADD Rd, Rm			Rd := Rd + Rm	Not Lo to Lo. Flags not affected.
	immediate		ADD Rd, # <immed_8></immed_8>			$Rd := Rd + immed_8$	8-bit immediate value.
	with carry		ADC Rd, Rm	N Z	CV	Rd := Rd + Rm + C-bit	
	value to SP		ADD SP, # <immed_7*4></immed_7*4>			$R13 := R13 + immed_7 * 4$	9-bit immediate value (word-aligned). Flags not affected.
	form address from SP		ADD Rd, SP, # <immed_8*4></immed_8*4>			$Rd := R13 + immed_8 * 4$	10-bit immediate value (word-aligned). Flags not affected.
	form address from PC		ADD Rd, PC, # <immed_8*4></immed_8*4>			$Rd := (R15 \text{ AND } 0xFFFFFFC) + immed_8 * 4$	10-bit immediate value (word-aligned). Flags not affected.
	Subtract		SUB Rd, Rn, Rm	N Z	CV	Rd := Rn - Rm	
	immediate 3		SUB Rd, Rn, # <immed_3></immed_3>	N Z	CV	$Rd := Rn - immed_3$	3-bit immediate value.
	immediate 8		SUB Rd, # <immed_8></immed_8>	N Z	CV	$Rd := Rd - immed_8$	8-bit immediate value.
	with carry		SBC Rd, Rm	N Z		Rd := Rd - Rm - NOT C-bit	
	value from SP		SUB SP, # <immed_7*4></immed_7*4>		$R13 := R13 - immed_7 * 4$	9-bit immediate value (word-aligned). Flags not affected.	
	Negate		NEG Rd, Rm			Rd := -Rm	
	Multiply		MUL Rd, Rm	1		Rd := Rm * Rd	* C and V flags unpredictable in §4T, unchanged in §5T.
	Compare		CMP Rn, Rm			update CPSR flags on Rn - Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.
	negative		CMN Rn, Rm	1		update CPSR flags on Rn + Rm	
	immediate		CMP Rn, # <immed_8></immed_8>	N Z	CV	update CPSR flags on Rn - immed_8	8-bit immediate value.
	No operation		NOP			R8 := R8	Flags not affected.
Logical	AND		AND Rd, Rm	N Z		$Rd := Rd \ AND \ Rm$	
	Exclusive OR		EOR Rd, Rm	N Z		Rd := Rd EOR Rm	
	OR		ORR Rd, Rm	N Z		Rd := Rd OR Rm	
	Bit clear		BIC Rd, Rm	N Z		Rd := Rd AND NOT Rm	
	Move NOT		MVN Rd, Rm	N Z		Rd := NOT Rm	
	Test bits		TST Rn, Rm	N Z		update CPSR flags on Rn AND Rm	
Shift/rotate	Logical shift left		LSL Rd, Rm, # <immed_5></immed_5>	N Z	-	$Rd := Rm << immed_5$	Allowed shifts 0-31. * C flag unaffected if shift is 0.
			LSL Rd, Rs	N Z		Rd := Rd << Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Logical shift right		LSR Rd, Rm, # <immed_5></immed_5>	N Z		$Rd := Rm \gg immed_5$	Allowed shifts 1-32.
			LSR Rd, Rs	N Z	-	Rd := Rd >> Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Arithmetic shift right		ASR Rd, Rm, # <immed_5></immed_5>	N Z		Rd := Rm ASR immed_5	Allowed shifts 1-32.
	B		ASR Rd, Rs	N Z		Rd := Rd ASR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
Branch	Rotate right		ROR Rd, Rs	N Z	. C*	Rd := Rd ROR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
Branch	Conditional branch		B{cond} label			R15 := label	label must be within – 252 to + 258 bytes of current instruction. See Table Condition Field (ARM side). AL not allowed.
	Unconditional branch		B label			R15 := label	label must be within ±2Kb of current instruction.
	Long branch with link		BL label			R13 := R15 - 2, $R15 := label$	Encoded as two Thumb instructions.
	Long branch with mik		BL Tabel			K14 .= K13 - 2, K13 .= 1a0e1	label must be within ±4Mb of current instruction.
	Branch and exchange		BX Rm			R15 := Rm AND 0xFFFFFFE	Change to ARM state if $Rm[0] = 0$.
	Branch with link and exchange	5T				R14 := R15 - 2, $R15 := label$	Encoded as two Thumb instructions.
	Draines. With min and exchange	1	10001			Change to ARM	label must be within ±4Mb of current instruction.
	Branch with link and exchange	5T	BLX Rm			R14 := R15 – 2, R15 := Rm AND 0xFFFFFFE	
	ge					Change to ARM if $Rm[0] = 0$	
Software Interrupt			SWI <immed_8></immed_8>			Software interrupt processor exception	8-bit immediate value encoded in instruction.
Breakpoint		5T	BKPT <immed 8=""></immed>			Prefetch abort or enter debug state	

Thumb Instruction Set Quick Reference Card

Operation	1	§	Assembler	Action	Notes
Load	with immediate offset, word		LDR Rd, [Rn, # <immed_5*4>]</immed_5*4>	$Rd := [Rn + immed_5 * 4]$	
	halfword		LDRH Rd, [Rn, # <immed_5*2>]</immed_5*2>	$Rd := ZeroExtend([Rn + immed_5 * 2][15:0])$	Clears bits 31:16
	byte		LDRB Rd, [Rn, # <immed_5>]</immed_5>	$Rd := ZeroExtend([Rn + immed_5][7:0])$	Clears bits 31:8
	with register offset, word		LDR Rd, [Rn, Rm]	Rd := [Rn + Rm]	
	halfword		LDRH Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][15:0])	Clears bits 31:16
	signed halfword		LDRSH Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][15:0])	Sets bits 31:16 to bit 15
	byte		LDRB Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][7:0])	Clears bits 31:8
	signed byte		LDRSB Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][7:0])	Sets bits 31:8 to bit 7
	PC-relative		LDR Rd, [PC, # <immed_8*4>]</immed_8*4>	$Rd := [(R15 \text{ AND } 0xFFFFFFFC) + immed_8 * 4]$	
	SP-relative		LDR Rd, [SP, # <immed_8*4>]</immed_8*4>	$Rd := [R13 + immed_8 * 4]$	
	Multiple		LDMIA Rn!, <reglist></reglist>	Loads list of registers	Always updates base register.
Store	with immediate offset, word		STR Rd, [Rn, # <immed_5*4>]</immed_5*4>	$[Rn + immed_5 * 4] := Rd$	
	halfword		STRH Rd, [Rn, # <immed_5*2>]</immed_5*2>	$[Rn + immed_5 * 2][15:0] := Rd[15:0]$	Ignores Rd[31:16]
	byte		STRB Rd, [Rn, # <immed_5>]</immed_5>	$[Rn + immed_5][7:0] := Rd[7:0]$	Ignores Rd[31:8]
	with register offset, word		STR Rd, [Rn, Rm]	[Rn + Rm] := Rd	
	halfword		STRH Rd, [Rn, Rm]	[Rn + Rm][15:0] := Rd[15:0]	Ignores Rd[31:16]
	byte		STRB Rd, [Rn, Rm]	[Rn + Rm][7:0] := Rd[7:0]	Ignores Rd[31:8]
	SP-relative, word		STR Rd, [SP, # <immed_8*4>]</immed_8*4>	$[R13 + immed_8 * 4] := Rd$	
	Multiple		STMIA Rn!, <reglist></reglist>	Stores list of registers	Always updates base register.
Push/	Push		PUSH <reglist></reglist>	Push registers onto stack	Full descending stack.
Pop	Push with link		PUSH <reglist, lr=""></reglist,>	Push LR and registers onto stack	
	Pop		POP <reglist></reglist>	Pop registers from stack	
	Pop and return		POP <reglist, pc=""></reglist,>	Pop registers, branch to address loaded to PC	
	Pop and return with exchange	5T	POP <reglist, pc=""></reglist,>	Pop, branch, and change to ARM state if address $[0] = 0$	

Proprietary Notice

Words and logos marked with $^{\textcircled{m}}$ or $^{\texttt{TM}}$ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001E

Change Log

Issue	Date	By	Change
A	June 1995	ВĴН	First Release
В	Sept 1996	BJH	Second Release
C	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release
E	Oct 2000	CKS	Fifth Release